The simplest MLB starts with a double-sided core. This thin, inner-layer material has copper on both sides.
The copper surface is prepped with a photosensitive material that can be exposed by the application of UV light,
and the light is then applied either through a photomask or with a raster scan laser (called, Laser Direct Image).
The exposed areas of the photomask are used to mask the copper traces n’ spaces from an etching process (usually
cupric chloride in a spray application). The exposed copper of the core is etched away, leaving the core with the
trace n’ space pattern of the inner layer. This is only a print-and-etch process. There are no holes in the core at
The etched inner layers are further processed chemically and then (in a layup process) sandwiched between prepreg (glass matt that is saturated with a B-stage epoxy), placed in a heated laminating press and cured into a single piece. Thin copper sheets (typically 1 ounce or 1.4 mils thick) are laminated with the core and prepreg such that the resulting brick resembles an unprocessed sheet of double-sided laminate.
The final process stage of all PCBs is the double side process. This is true for even the most complex, multi-layer PCBs. At this stage, there is a core of fiberglass (with or without inner-layers) covered by a thin layer of copper on both sides.
The double side brick is then:
- Chemically processed (to prepare the drilled hole for adhesion of the thru-hole plating)
- Thru-hole plated (electroless copper that is very thin)
- Photo imaged (to transfer the outer layer pattern of traces n’ spaces)
- Electroplated (to build the final thickness of copper in the thru-holes
- Etched (to remove the base layer of copper)
- Solder-masked (to protect the copper that will not get a final surface finish)
- Given a final surface finish (HASL, ENIG, Immersion Silver, Tin, OSP, etc.)
- Routed to final dimension desired by the customer
The via hole is the means of connecting an electrical trace to the opposite side of a PCB. It is in essence a cylindrical trace created by copper plating a drilled hole to a typical wall thickness of 1 mil (.001). To create the via hole, a landing pad is required on each side of the PCB. When viewed from an edge-on perspective, the cross section of a plated via hole looks like a rivet with a button head on the top and the bottom. Because a landing pad is required to create the plated via, each via consumes a significant amount of area on the PCB. The smallest drilled via is going to have a landing pad of about 20 mils (.020” or .5mm) in diameter. A typical MLB will have hundreds of via holes. These create a great challenge for the designer as they attempt to rout traces n’ spaces around the inconvenient via landing pads.
A buried via is employed to greatly increase the density of the traces n’ spaces within a PCB. It allows a
significant increase in the area available to the PCB designer for traces n’ spaces on the outer two layers since
the buried via holes do not penetrate the outer layers. The same is true of any internal signal layers that do not
contain the buried vias.
The designer can make connections between traces without going “up” or “down” to an outer layer. This is a huge benefit when the traces must emulate coaxial cables and have a characteristic AC impedance. Thru-hole vias provide a significant barrier to the routing of these controlled impedance traces.
A buried via is created by first processing one or more double side PCBs. A very thin, double-sided core (2 layers within a multilayer PCB) is processed as a complete plated-through DSB. This requires different process equipment from a standard double sideboard due to the thickness of the core — which can be as thin as a sheet of paper. Yet, all of the thru-hole processes are required with the exception of solder mask and final surface finish.
These thin, PTH cores are sandwiched between resin-rich prepreg (above and below) and then pressed together to create a multilayer PCB. At this stage, the “brick”, as it is called in the industry, can be processed as a double-sided PCB. The prepreg must have sufficient resin (epoxy) content to not only fill the 3-D geometry created by the traces n’ spaces, but ALSO the additional geometry of the center of the plated via holes.
For additional density, each layer pair in a MLB can have its own buried vias. During the layup process, these
layer pairs are then laminated into the final brick for outer layer processing. But even this structure can be
further expanded by combining pairs of internal layers containing buried vias in a process called sequential
lamination. Sequential lamination creates an intermediate brick of 4 or more layers, with each layer pair containing
its own buried vias. Then the intermediate brick can have thru-hole vias that join the layer pairs. An intermediate
brick can be drilled and processed with its own buried vias.
Two or more intermediate bricks can then be combined to create an additional intermediate brick with even higher density. This process can be performed a maximum of 5–6 times. Three is the recommendation due to copper thickness accumulating on the inner layers and registration issues resulting from this many photo/chemical/mechanical operations.
Buried vias are very robust and are often employed in controlled impedance designs. However, they add cost due to the need to process a complete DSB and then start the conventional MLB process. When you purchase buried vias, you are purchasing a double side PCB as well as a multi-layer PCB. With sequential lamination, you are purchasing multiple DSBs as well as a multi-layer PCB.
The blind via has become popular as more fabrication shops have developed the ability to perform a controlled-depth
drill operation with a laser drill. The most common application of the blind via is to remove the congestion created
by the fan-out of “dog bone” traces to a thru-hole via under high density BGAs. These fan-out traces and their
terminating thru-hole via use huge amounts of real estate, require the use of very small traces n’ spaces, and
require the use of very small, fragile solder mask dams between the geometry. With its accompanying landing pad,
the terminating via consumes routing space for traces that need to go to other BGA pads, requiring these to happen
on an inner layer. The small traces n’ spaces add cost due to the yield at the fabricator to produce these small
traces n’ spaces on outer layers.
The landing via pads also create a physical limit to the size of the BGA balls/pads that can used. There are many new high-density BGAs that cannot use a copper “dog bone” PCB pattern with landing pads for thru-hole vias.
Further, from an assembler’s perspective, the dog bone pattern or (even worse) the solder mask defined pad process are a huge problem, as they attempt to use conventional stencil print processes for the application of the solder paste to the BGA pads. A stencil process requires that the extruded solder paste be able to adhere to the PCB pad such that it is pulled away in a pattern from the aperture of the metal stencil when the stencil snaps away from the PCB surface. The stencil process needs a solid gasket to the corresponding pad in order to be pasted. If the stencil is not able to gasket to the pad, then the volume of paste that is deposited is significantly reduced. Any non-uniformity in the height of the surface of the PCB exacerbates this stencil gasketing problem. If the dog bone patterns and the copper floods for solder mask defined pads are viewed end-on, they are at the same height as the BGA pads. However, once the solder mask is applied, the non-uniform thickness of the solder mask over the copper floods and the dog bone traces/via landing pads create a 3-D topography for the stencil. The stencil contacts the solder mask first and then must slightly deform (about 1 mil) to make contact with the BGA pads that are lower than the solder mask. This irregular geometry results in a significant variation in the deposition of the solder paste on a given BGA pad. The advent of very good solder paste inspection (SPI) equipment has reduced the defects experienced by the assembler, since the systems reject PCBs that have insufficient paste. But the same systems are creating a significant bottleneck as PCBs with insufficient paste deposition are rejected and must be cleaned and re-stenciled.
There are numerous processes for creating the blind via. The oldest is perhaps the easiest to comprehend. In this case, the multilayer brick is photo-masked and etched to reveal windows in the copper foil. These windows are then laser drilled (CO2 laser) to a controlled depth that is typically 4 mil (.004” or 0.1mm). The reason for the etching process used to create the windows is to allow a pattern that will deflect the beam of the CO2 laser everywhere but the area under the opening, which is ablated to the copper pad on the next layer. Following laser ablation of the fiberglass covering the inner layer pad, the brick is mechanically drilled for the thru-hole vias and then processed as a DSB with the conventional thru-hole plating.
The thru-holes are plated in a normal fashion (see the above DSB process), resulting in a copper cup that is formed in the BGA pad and makes an attachment to the corresponding copper pad on the next inner layer. This copper attachment to an inner layer allows a pads-only outer surface for the attachment of the BGA. However, the process described will leave a dimple in the BGA pad approximately 3 mils in depth and 4 mils in diameter. For larger BGAs, this is not an issue. But as the diameter of the BGA pad approaches .2mm (10 mils), the dimple consumes a significant volume of the applied solder paste. Different and modern process are employed with additional process steps that include terms like “reverse pulse plating” (RPP), and are used to solve this problem to copper-fill the dimple or copper-cap the dimple if a resin fill of the thru-hole vias is employed. Therefore, while blind vias replicate the thru-hole plating process, they are created with different and more expensive equipment for each process operation.
Blind vias with modern technology require additional process steps with very expensive capital equipment (laser drill, RPP equipment, laser direct image, etc.). For these reasons, blind vias can be thought of as doubling the process required to produce the traces n’ spaces and plated holes for the outer layers.
Blind vias and buried vias are not mutually exclusive, and a design can employ either or both. Today’s high-density PCBs frequently require at least the use of blind vias to increase the yield at the fabricator and the assembler. While they do increase the cost of the PCB, the reliability and process consistency will offset the additional PCB cost. It is a false sense of economy to accept the process variation and structural degradation that conventional processes will create when a .25mm BGA is utilized.
A lower cost alternative to the blind vias is a process that fills the thru-hole vias and vias in the BGA pads with
a resin that replicates the coefficient of thermal expansion of the epoxy used in the prepreg. This process is
especially viable when the trace n’ space density does not require blind vias, but high density BGAs are being employed.
In this process, the thru-hole vias and vias in the BGA pads are drilled and then thru-hole plated. This is followed by a panel electroplate to increase the copper thickness in the via holes and vias in the BGA pads. The thru-holes for components must be done in a second drilling and plating step. The plated via and BGA holes (no pattern has been applied) are then pressure-plugged with an epoxy resin that is Tg matched to the prepreg.
The resin is cured and then mechanically planarized to match the surface of the outer layer copper foil. The panel with resin-filled via holes is processed through the complete DSB process (drilling, plating, etching, etc.) for the component holes that must be left open for thru-hole pins. This process puts a copper cap over the resin dots in the via holes and the BGA pads. The end result is a BGA-pads-only outer layer that is easily stencil printed with solder paste.
Stacked vias are used in extremely high density designs where the real estate to fan out to buried vias is not
available. In this case, a blind via is stacked over a blind via on an intermediate brick instead of a copper inner
layer pad. This is process requires sequential lamination, but it also requires that the blind via process be performed
on the intermediate brick before the next lamination process.
Stacked vias are not for the faint of heart. They can be made reliable, but to do so requires close cooperation between the designer and the fabrication shop. This technology cannot be designed in a vacuum and then sent out for bid. The most common failure is a coefficient of thermal expansion (CTE) mismatch of all of the resins in the MLB. During subsequent processing by the assembler, the CTE of each resin (prepreg, core, resin fill) will expand at a different rate. In all thermoplastics, the CTE goes from approximately linear to exponential once the glass transition temperature (Tg) of the different resins have been exceeded. If the fabricator simply matches data sheets without performing flow tests on each type of resin, he has set the assembler up for disaster. Any CTE mismatches will result in a fracture of the stacked via during the SMT fusion or even the through-hole soldering process. All MLB resins melt below the fusion temperatures of lead-free solder.
Poor hole fill on your solder joint?
A quality solder fill on the topside of your PCB is a reward achieved by properly combining the necessary ingredients of the soldering operation. Read more >
Time on joint for selective soldering
Time on Joint (TOJ) is not well documented in the literature for selective soldering. All solder operations require a minimum time for the tin-to-base metal intermetallic to properly form, and for the capillary action to pull the solder through the component hole. Read more >
Blind, buried and filled Vias
This article clears up confusion about different via structures in PCB fabrication and lists the pros and cons of each. Read more >